We report on an industry-grade complementary metal-oxide semiconductor (CMOS)-compatible qubit fabrication approach using a CMOS pilot line, enabling a yield of functional devices that reaches 92.8%, with a resistance spread evaluated across the full wafer 200 mm in diameter of 12.4% and relaxation times $T_1$ approaching $80\text{μ}\mathrm{s}$. Furthermore, we conducted a comprehensive analysis of wafer-scale room-temperature (RT) characteristics collected from multiple wafers and fabrication runs, focusing on RT measurements and their correlation to low-temperature qubit parameters. From defined test structures, an across-wafer Josephson junction (JJ) area variation of 10.1% and oxide barrier variation of 7.2% was calculated. Additionally, from the room-temperature JJ characterization the qubit frequency can be derived at the wafer level by applying the Ambegaokar-Baratoff model before making low-temperature measurements. This sets the stage for precooldown wafer-level JJ evaluation and sorting. In particular, such early device characterization and validation are crucial for increasing the fabrication yield and qubit frequency targeting, which currently represent major scaling challenges. Furthermore, this enables the fabrication of large multichip quantum systems in the future. Our analysis highlights the great potential of CMOS-compatible industry-style fabrication of superconducting qubits for scalable quantum computing in a foundry pilot line cleanroom.

Close

PrevNext

View figure in article

• Electrical properties
• Quantum circuits
• Quantum engineering
• Quantum information with solid state qubits
• Josephson junctions
• Low-temperature superconductors
• Superconducting qubits
• Sample preparation